Skip to content
primarysourced Photonics sector Tower
TSEM
~11 min read · 2,482 words ·updated 2026-04-29 · confidence 45%

Tower Semiconductor — patent portfolio overview

Updated: 2026-04-29 Status: ◐ High-level summary based on Tower public disclosures, the Jazz Semiconductor inheritance audit trail, aggregator searches, and the structural cross-reference to the LWLG IP stack documented at ip patents. Not a comprehensive USPTO assignee-search audit; specific patent-family counts flagged ⚠ where not confirmed via primary search. Cross-references: PH18 process · Newport Beach + Maxim history · Tower-ST Agrate 300mm · ip patents

1. Methodology and scope

Tower’s full IP portfolio spans the company’s specialty-analog process suite — RF/SiGe BiCMOS, BCD power, CMOS image sensors, MEMS, mixed-signal CMOS, non-volatile memory, and silicon photonics. The total active-patent count is not consistently disclosed by Tower in primary investor filings; aggregator-level estimates put Tower’s globally active patent stack in the low-thousands range, with public aggregator searches surfacing on the order of ~150 actively maintained granted assignments at any one time ⚠ — a function of how aggregators scope “active” vs Tower’s filing across multiple subsidiary names (Tower Semiconductor Ltd., TowerJazz, Jazz Semiconductor, Tower Semiconductor Newport Beach Inc., Tower Semiconductor USA Inc.). The “1,500+ patents” figure that has appeared in some industry summaries is not validated against a primary-source Tower disclosure and should be treated as ⚠ until confirmed.

This file scopes only the photonics-relevant subset of Tower’s IP and treats it as claim-family clusters rather than enumerated patents. The relevant search terms (USPTO / Google Patents / Lens.org) for replication:

  • Assignee variants: Tower Semiconductor Ltd. / TowerJazz / Jazz Semiconductor / Newport Fab LLC / Tower Semiconductor Newport Beach Inc. / Tower Semiconductor USA Inc.
  • Classification: G02B 6/12 (integrated optics), G02F 1/01 (electro-optic devices), H01L 31/00 (photodetectors), H01L 21/02 (semiconductor process), H01L 27/00 (image sensors), H01L 29/74 (BCD), H01L 29/737 (SiGe HBT)
  • Keywords: “silicon photonics”, “Mach-Zehnder modulator”, “germanium photodetector”, “SiGe heterojunction bipolar”, “deep-trench isolation”, “BCD”, “MEMS gyroscope”

⚠ A primary-source USPTO assignee-search audit across all the variants above would yield a definitive count by claim-family cluster; this file relies on Tower’s public history disclosures and the patent families that surface in conference papers and customer co-disclosures.

2. Patent-portfolio center of gravity

Tower’s IP is concentrated in five claim-family clusters, each load-bearing for a distinct revenue segment:

2.1 RF / SiGe BiCMOS (the Jazz inheritance — the deepest cluster)

The Newport Beach Fab 3 line was acquired in the May 2008 Tower-Jazz stock-for-stock merger (Tower history ✓). Jazz Semiconductor’s 1990s-2000s SiGe BiCMOS portfolio came with the asset and is now the deepest IP cluster in Tower’s portfolio:

  • SiGe heterojunction bipolar transistor (HBT) device structures — high-f_T transistor architectures (the SBC18S5 250 GHz f_T-class flow descends from this body of patents)
  • Deep-trench isolation for high-voltage / high-frequency device co-integration
  • RF passive elements — high-Q inductors, variable capacitors, MIM capacitors at RF frequencies
  • RF-CMOS / SiGe BiCMOS process integration flows — co-fabrication of FETs and HBTs in the same BEOL
  • Driver / TIA topology IP that customers tape out into transceiver electronics (TS18SL / SBC18S5 process flows)

Estimated cluster size: ⚠ several hundred granted US patents across the Jazz / TowerJazz / Tower assignment chains.

The Jazz inheritance is photonics-relevant because the TS18SL / SBC18S5 driver-TIA process flows that pair with PH18 photonic dies in optical-transceiver builds run on this body of IP. Customers buying a PH18 + SiGe BiCMOS transceiver from Tower are buying both the photonic-die process IP and the SiGe BiCMOS process IP from the same combined pool.

2.2 BCD power devices (smart-power IC)

Tower’s BCD (bipolar-CMOS-DMOS) portfolio is the second-deepest cluster — particularly relevant after the December 2024 productization of the 300mm 65 nm 3.3 V BCD platform at Agrate (Tower IR, 2024-12-23) ✓:

  • Lateral-DMOS device structures at 5 V / 12 V / 24 V / 40 V / 65 V / 100 V / 700 V breakdown classes
  • Smart-power process integration — co-fabrication of CMOS logic, bipolar, and high-voltage DMOS on the same wafer
  • Voltage-isolation deep-trench / triple-well structures
  • 65 nm node-shrink BCD-specific IP — productized in the December 2024 Agrate release

Estimated cluster size: ⚠ several hundred granted US patents.

This cluster is not photonics-relevant in the device-IP sense, but is relevant for the AI-photonics cycle hedge thesis — Tower’s BCD revenue is decorrelated from datacom optics, and the BCD IP underpins the cycle-hedge revenue line.

2.3 CMOS image sensors

Tower has an active filing line in CMOS image-sensor pixel architectures, particularly visible in the LiDAR breakthrough announcement of September 2021 (Tower IR, 2021-09-13) ✓:

  • Pixel architecture — backside-illuminated (BSI) and frontside-illuminated (FSI) pixel structures
  • Color-filter-array and micro-lens integration claims
  • Global-shutter pixel designs for industrial / automotive applications
  • SPAD (single-photon avalanche diode) pixel structures for time-of-flight LiDAR

Estimated cluster size: ⚠ low-to-mid hundreds of granted US patents. May 2024 USPTO grants flagged Tower image-sensor patenting activity at a steady cadence ◐.

This cluster is adjacent to silicon photonics in the SPAD-LiDAR sense — Tower’s automotive LiDAR positioning leverages both image-sensor and SiPh process IP.

2.4 MEMS

Tower runs a productized MEMS process at Newport Beach. The MEMS IP cluster covers:

  • MEMS resonator / oscillator structures
  • MEMS gyroscope / accelerometer designs
  • Capacitive MEMS microphone / pressure sensor structures
  • Through-silicon-via (TSV) MEMS packaging integration

Estimated cluster size: ⚠ low hundreds of granted US patents.

Photonics-relevance: adjacent — MEMS-based optical-switch / fiber-attach / tunable-grating elements are within the realm of MEMS-photonic co-fabrication, and Tower’s MEMS-process IP could plausibly be applied to packaging-side photonic features at some future date. ⚠ No public Tower disclosure confirms specific MEMS-photonics device-IP filings.

2.5 Silicon photonics (the smallest and most strategic cluster)

The PH18-relevant claim cluster is the most strategically interesting for the AI-photonics scope, even though it is smaller in absolute count than RF / SiGe BiCMOS. The cluster covers:

  • Silicon waveguide structures — strip, rib, partial-rib, and slot geometries
  • Silicon-nitride waveguide integration in the BEOL
  • Mach-Zehnder modulator topologies with PIN-junction phase shifters (the 420 Gb/s PAM4 result of the Coherent OFC 2026 demo descends from this cluster)
  • Germanium-on-silicon photodetector integration — both PIN and APD variants
  • Edge-coupler / facet-coupler geometries for fiber-to-chip coupling
  • Heater-driven thermo-optic phase-shifter structures
  • 3D-IC hybrid wafer-bonding for III-V (e.g., Scintil InP) onto silicon photonics
  • Slot-waveguide geometries optimized for EO-polymer fill (likely-active filing in 2024-2026 in connection with the LWLG development agreement)

Estimated cluster size: ⚠ tens to low-hundreds of granted US patents. The newer slot-waveguide / EO-polymer-fill claims are presumably active filings, not yet granted.

3. The structural LWLG cross-reference — complementary, not overlapping

The single most important point for the photonics thesis is structural, not enumerative:

Tower owns the device-fab IP. Lightwave Logic owns the polymer-material composition-of-matter IP. The two patent stacks are complementary, not overlapping.

This is the same complementary-patent-stack relationship that exists between GlobalFoundries and LWLG (documented in patents overview §4 ✓). For Tower the equivalent decomposition is:

Patent layerOwnerStrategic role
Polymer chemistry — composition of matterLightwave Logic (US 8,269,004 → 11,921,401 → 2025/0066667 etc.) — see ip patents §1 ✓Owns the chromophore class that delivers >200 pm/V r33
Polymer foundry-design-rulesLightwave Logic (2023 foundry-design-rules patent referenced in LWLG IP KB §1) ◐Encodes the design-rule integration pattern for slot-waveguide polymer fill
Slot-waveguide silicon-process IPTower (PH18 process modifications presumably under active filing) ⚠Encodes the silicon device geometry into which polymer is dropped
BEOL fiber-attach + 3D wafer-bondingTowerEncodes the packaging geometry
SiGe BiCMOS driver / TIATower (TS18SL / SBC18S5 — Jazz inheritance)Encodes the high-frequency driver electronics

The implications:

  • Tower cannot ship LWLG-modulator products without a license / commercial agreement with LWLG. Composition-of-matter is upstream and Tower does not own polymer chemistry.
  • LWLG cannot ship modulators on PH18 without Tower’s process IP (slot-waveguide layout, BEOL deposition flow, fiber-attach). Tower owns the device fabrication.
  • The March 11, 2026 development agreement (Stocktitan, 2026-03-11 ✓) is the commercial structure that resolves the complementary-stack cross-licensing. Specific economic terms (royalty rate, NRE, license fee) are not publicly disclosed; ⚠ whether there is a royalty per wafer, a per-modulator royalty, an NRE+volume tiering, or an exclusivity carve-out is information Tower / LWLG have not disclosed at SEC-filing-level granularity.
  • Tower’s IP position is not a thesis pillar for an LWLG investor — the LWLG-relevant point is just that Tower owns the device-fab layer. The investment thesis on PH18-as-LWLG-vehicle rests on LWLG’s polymer-material IP and Tower’s manufacturing execution; the patent overlap question between the two parties is structurally non-conflicting.

4. Comparison to peer foundries

FoundryPhotonics IP scale (qualitative)Strategic positioning
GlobalFoundries (Fotonix + AMF)Largest among pure-play foundries by claim-family breadth (GFS patents overview ✓)Productized PDK + monolithic moat + 200/300mm dual-line
Tower Semiconductor (PH18 + Jazz inheritance)Substantial; deep RF / SiGe BiCMOS heritage; smaller but active SiPh clusterProductized PDK; 200mm Newport Beach + 300mm Israel complement; CPO foundry positioning
TSMCInternal SiPh process IP; not publicly cataloguedNo commercial SiPh PDK; internal use + customer-specific co-development
IntelSubstantial internal IP; Aurora SiPh strategic-review uncertaintyInternal-only; merchant offering uncertain
IBM ResearchDeep SiPh research IP, less productizationR&D / licensing path
IMEC (research foundry)Substantial pre-commercial IPR&D foundry; iSiPP200 SiPh PDK shipped to startups
AIM Photonics (US)Government-funded research IPR&D → pilot productization
AMF (now GF)15 years of 200mm SiPh IP; A*STAR / IME co-ownership lineageSubsumed into GF since November 2025
SilTerra (Khazanah → DNeX)Custom-process photonics IP for POETService foundry; less productized SiPh

Tower’s position vs GF on photonics IP: smaller absolute claim-family count, but deeper SiGe BiCMOS heritage. The Jazz inheritance gives Tower a structural electronic-integration IP advantage that GF Fotonix’s monolithic 45SPCLO partially closes (GF integrates RF-CMOS into the same die, removing the need for separate driver IP), but for the photonic-die-only + companion-driver-die architecture Tower enables, the SiGe BiCMOS IP depth matters.

⚠ A quantitative IP comparison would require an aggregator search across all assignees with consistent classification scope.

5. Patent-velocity proxy

Without a primary-source USPTO velocity audit, the proxy indicators for Tower’s photonics-IP velocity:

  • Customer co-disclosed milestones — the LWLG March 11, 2026 development agreement, the Coherent OFC 2026 silicon-MZM demo, the November 2024 300mm SiPh release, and the 2021 Tower-Scintil JDA each imply active filing in 2020-2026
  • Conference paper output cadence — the Coherent OFC 2026 paper (full citation pending) and Tower’s prior SiPh OFC / IEEE Photonics presentations indicate ongoing technical disclosure
  • Productization cadence — PH18 → PH18M → 300mm SiPh release (Nov 2024) → polymer-enhanced PH18 (in development) is roughly one major productized milestone every 18-24 months

⚠ A USPTO velocity audit (filings / quarter, grants / quarter, citation network) for Tower-assigned photonics-relevant patents would quantify this rigorously.

6. Sub-cluster: the slot-waveguide claim family (load-bearing for LWLG)

The most consequential active filing line is the slot-waveguide geometry for EO-polymer fill. The structural setup:

  • A slot waveguide is a silicon-photonic device geometry where the optical mode passes through a sub-wavelength gap that is filled with the EO-polymer chemistry (LWLG Perkinamine in Tower’s case)
  • Without the slot, the polymer cannot interact strongly with the optical mode — the EO modulation efficiency collapses
  • Standard PH18 silicon-MZMs (the basis of the Coherent OFC 2026 420 Gb/s PAM4 result) use a plasma-dispersion / PIN-junction phase shifter inside a continuous waveguide, not a slot
  • The slot-waveguide modification is the structural process change Tower is making under the LWLG development agreement

The patent class of claims would cover:

  • Slot dimensions optimized for EO-polymer modal overlap
  • BEOL-compatible polymer deposition / poling integration
  • Encapsulation barrier layers for polymer reliability under thermal cycling
  • Compatibility with the existing PH18 fiber-attach and SiGe BiCMOS-companion-die integration

This is the most strategically interesting active filing line because it positions Tower in the polymer-integration value chain alongside LWLG (composition of matter) and the GDSFactory PDK ecosystem. ⚠ Specific Tower-assigned patent IDs in this class are not enumerated in this audit; aggregator searches across the Tower assignee variants would surface the active filings.

This is also the direct parallel to the GF slot-waveguide process modification disclosed in the March 16, 2026 LWLG / GDSFactory PDK release (Stocktitan, 2026-03-16 ✓ — see process roadmap §3.1). For the LWLG investor, the structural reading is that both major foundry partners (GF and Tower) are now patenting parallel process modifications for the same polymer-fill geometry, indicating market-validation by the two largest commercial SiPh foundries that LWLG’s polymer integration is worth productizing.

7. Open audit items

  1. ⚠ Definitive total Tower patent count by photonics-relevant subclass — full Google Patents / Lens.org / USPTO assignee audit across the multiple Tower assignee variants is required.
  2. ⚠ Slot-waveguide patent IDs for Tower’s polymer-integration process modifications.
  3. ⚠ Inter-party license between Tower and LWLG — financial structure (royalty, NRE, exclusivity) not public.
  4. ⚠ Jazz Semiconductor → Tower assignment chain — confirmation that the Jazz IP transferred cleanly via the May 2008 merger and is now under “Tower Semiconductor” assignee variants.
  5. ⚠ MEMS-photonics co-filing — whether Tower has filed device IP that co-integrates MEMS structures into PH18 photonic dies.
  6. ⚠ The “1,500+ patents” public summary figure — needs to be sourced to a primary Tower disclosure (investor presentation, 20-F language, technology page) or marked as aggregator-derived.
  7. ⚠ Tower defensive patenting specific to chiplet / UCIe optical-I/O architectures — could be a strategic patent cluster as Ayar Labs and others scale.

8. Cross-references

Sources